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(57) ABSTRACT 
Devices having one or more of the following: an input/output 
(I/O) interconnect system, an optical I/O interconnect, an 
electrical I/O interconnect, a radio frequency I/O intercon-
nect, are disclosed. A representative I/O interconnect system 
includes a first substrate and a second substrate. The first 
substrate includes a compliant pillar vertically extending 
from the first substrate. The compliant pillar is constructed of 
a first material. The second substrate includes a compliant 
socket adapted to receive the compliant pillar. The compliant 
socket is constructed of a second material. 
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DEVICES HAVING COMPLIANT 
WAFER-LEVEL INPUT/OUTPUT 
INTERCONNECTIONS AND PACKAGES 
USING PILLARS AND METHODS OF 
FABRICATION THEREOF 
CROSS-REFERENCE TO RELATED 
APPLICATION 
This application is a Divisional of application Ser. No.: 
10/430,670 filed on May 5, 2003, entitled "Devices Having 
Compliant Wafer-Level Input/Output Interconnections And 
Packages Using Pillars And Methods Of Fabrication Thereof, 
which is entirely incorporated herein by reference. This appli-
cation claims priority to U.S. provisional application entitled, 
"METHODS OF INTERCONNECTING CHIP-TO-MOD-
ULE ELECTRICAL, OPTICAL, AND RF INPUT/OUT-
PUT INTERCONNECTS USING MICROCONNECTORS 
AND PILLARS," having Ser. No. 60/377,416, filed on May 
3, 2002, which is entirely incorporated herein by reference. 
This application is related to co-pending U.S. nonprovisional 
application entitled, "A WAFER-LEVEL PACKAGE UTI-
LIZING PILLARS OF VARIABLE MATERIALS TO 
ENABLE THREE-DIMENSIONAL (X-Y-Z) COMPLIANT 
LEADS," having Ser. No. 60/335,808, filed Oct. 31, 2001, 
which is entirely incorporated herein by reference. 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
The U.S. government may have a paid-up license in this 
invention and the right in limited circumstances to require the 
patent owner to license others on reasonable terms as pro-
vided for by the terms ofMDA972-99- l-0002 awarded by the 
DARPA. 
TECHNICAL FIELD 
The present invention is generally related to integrated 
circuits, optoelectronics, photonics, waveguides, optical 
waveguides and, more particularly, is related to devices hav-
ing compliant wafer-level input/output interconnections and 
packaging and methods of fabrication thereof. 
BACKGROUND OF THE INVENTION 
Conventional chip manufacturing is divided into front-end, 
back-end, and tail-end processing. Front-end of the line 
(FEOL) processing refers to the fabrication of transistors, 
while back-end of the line (BEOL) processing describes 
wafer metallization. Tail-end of the line (TEOL) processing 
refers to the packaging of the individual dice. Generally, the 
final wafer-level process step is the fabrication of vias through 
2 
electrical contact across a surface area. Typically, neither the 
wafer nor the testing substrate is planar enough to enable this 
reliable temporary electrical contact. In-plane (i.e., x-y axis) 
compliance is generally required to account for potential 
5 problems such as, for example, thermal expansion mismatch 
between the chip and printed wiring board and probe contact 
with leads. Wafer-level testing and bum-in demand signifi-
cant out-of-plane (i.e., z-axis) compliance in order to estab-
lish reliable electrical contact between the pads on the non-
10 planar wafer and pads/probes on the board surfaces. Non-
compliance of the input/output (I/O) interconnects/pads out-
of-plane, as well as in-plane (i.e., x-y axis), can cause 
difficulties in performing wafer-level testing. For optical 
interconnection, the alignment between the chip and the 
15 board should be maintained during field service to minimize 
optical losses due to offset. 
A key interconnection level that will be severely chal-
lenged by gigascale integration (GSI) is the chip-to-module 
interconnection that integrates the packaged chip into the 
20 system. A gigascale system-on-a-chip (SoC) demands the 
development of new and cost effective integrated input/out-
put (I/O) interconnect solutions that use high-performance 
integrated electrical, optical, and radio frequency (RF) 
approaches to meet all of the I/O requirements of the 45 to 22 
25 nm International Technology Roadmap for Semiconductors 
(ITRS) technology nodes (International Technology Road-
map for Semiconductors (ITRS), 2002 update, SIA). Meeting 
these challenges is essential forthe semiconductor industry to 
transcend known limits on interconnects that would other-
30 wise decelerate or halt the historical rate of progress toward 
GSI and beyond. In general, power, clock, and signal I/O 
functions will be met by the selective integration of fine pitch 
electrical ( <30 µm pitch area array), optical, and RF I/O 
interconnect technologies. These high-density integrated I/O 
35 interconnects will be especially important for novel 3D struc-
tures as well as for high current (>400 A) and high bandwidth 
(>40 Tbs) applications. To investigate the above issues, focus 
should be given to overcoming long-range and fundamental 
barriers in chip-to-module interconnects by advancing fine-
40 pitch compliant interconnections, optoelectronic and RF 
interconnections, and wafer-level testing and bum-in. 
45 
Accordingly, there is a need in the industry to address the 
aforementioned deficiencies and/or inadequacies. 
SUMMARY OF THE INVENTION 
Embodiments of the present invention include devices hav-
ing one or more of the following: an input/output (I/O) inter-
connect system, an optical I/O interconnect, an electrical I/O 
50 interconnect, and a radio frequency (RF) I/O interconnect. A 
representative I/O interconnect system includes a first sub-
strate and a second substrate. The first substrate includes a 
compliant pillar vertically extending from the first substrate. 
The compliant pillar is constructed of a first material. The a passivation layer to expose the die pads, which serve as the 
interface between the die and the package. Each individual 
die, while still part of the wafer, is then functionally tested to 
identify known good die (KGD) followed by wafer singula-
tion. The KGDs are then shipped to a packaging foundry 
where they are individually placed in a temporary package for 
bum-in. The dice that pass this test are then individually 60 
packaged into their final package and tested again for func-
tionality. This final step concludes tail-end processing and the 
functional packaged dice are finally ready for system assem-
bly. 
55 second substrate includes a compliant socket adapted to 
receive the compliant pillar. The compliant socket is con-
structed of a second material. 
The present invention also provides methods for fabricat-
ing such devices. A representative method, among others, can 
be summarized by the following steps: providing a first sub-
strate having a compliant pillar; providing a second substrate 
having a compliant socket, wherein the compliant socket is 
adapted to receive a portion of the compliant pillar; and caus-
ing the compliant socket to receive a portion of the compliant 
pillar. The mechanical performance of a package is important for 65 
wafer-level testing, protection, and reliability. Wafer-level 
testing of electrical devices requires simultaneous reliable 
In addition, the present invention provides for a method of 
directing optical energy. The method can be broadly concep-
US 7,468,558 B2 
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tualized as follows: providing a first substrate having a com-
pliant pillar waveguide that is perpendicular to the first sub-
strate; providing a second substrate disposed parallel to the 
first substrate; and communicating optical energy through the 
compliant pillar waveguide to and from the second substrate. 
The use of mirrors and diffractive grating couplers mitigate 
surface-normal (right-angle) bends. 
4 
FIGS. 9A through 9F are cross-sectional views that illus-
trate a representative process for fabricating the RF I/O sys-
tem illustrated in FIGS. SA and SB. 
FIGS. lOA through lOF are cross-sectional views that 
illustrate a representative process for fabricating the compli-
ant socket illustrated in FIGS. SA and SB. 
FIG. llA illustrates a cross-sectional view of a represen-
Further, the present invention provides for a method of 
fabricating a device having a compliant pillar. The method 
includes providing a substrate; disposing a material onto at 10 
least one portion of the substrate; and removing portions of 
the material to form at least one compliant pillar on the 
substrate. 
tative embodiment of an electrical I/O interconnection sys-
tem, while FIG. llB illustrates cross-sectional views of the 
electrical I/O interconnection (cross section a-a of FIG. llA) 
and the compliant socket (cross section b-b of FIG. llA). 
FIGS. 12A through 12F are cross-sectional views that 
illustrate a representative process for fabricating the compli-
ant pillar illustrated in FIGS. llA and llB. 
FIGS. 13A through 13F are cross-sectional views that 
illustrate a representative process for fabricating the compli-
ant socket illustrated in FIGS. llA and llB. 
Further, the present invention provides for a method of 
fabricating a device having a compliant socket. The method 15 
includes providing a substrate; disposing a material onto at 
least one portion of the substrate; and removing portions of 
the material to form at least one compliant socket on the 
substrate. 
FIGS. 14A and 14B illustrate a hybrid I/O interconnect 
system, where FIG. 14A illustrates the first substrate and the 
20 second substrate spaced apart. Other systems, methods, features, and advantages of the 
present invention will be, or become, apparent to one with 
skill in the art upon examination of the following drawings 
and detailed description. It is intended that all such additional 
systems, methods, features, and advantages be included 
within this description, be within the scope of the present 25 
invention, and be protected by the accompanying claims. 
DETAILED DESCRIPTION 
Devices having one or more of the following pairs of com-
ponent sets: a compliant pillar and a corresponding compliant 
socket, an optical I/O interconnect and a corresponding com-
pliant socket, a radio frequency (RF) I/O interconnect and a 
corresponding compliant socket, and an electrical I/O inter-
connect and a corresponding compliant socket, are described 
BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of the invention can be better understood 
with reference to the following drawings. The components in 
the drawings are not necessarily to scale, emphasis instead 
being placed upon clearly illustrating the principles of the 
present invention. Moreover, in the drawings, like reference 
numerals designate corresponding parts throughout the sev-
eral views. 
FIG. lA illustrates a cross-sectional view of a representa-
tive embodiment of an input/output (I/O) interconnection 
system, while FIG. lB illustrates cross-sectional views of the 
compliant pillar (cross section a-a of FIG. lA) and the com-
pliant socket (cross section b-b of FIG. lA). 
FIGS. 2A through 2F are lateral cross-sectional views of 
the compliant pillar and compliant socket having a plurality 
of exemplar cross sections. 
FIGS. 3A through 3E are cross-sectional views that illus-
trate a representative process for fabricating the compliant 
pillar illustrated in FIGS. lA and lB. 
FIGS. 4A through 4E are cross-sectional views that illus-
trate a representative process for fabricating the compliant 
socket illustrated in FIGS. lA and lB. 
FIG. SA illustrates a cross-sectional view of a representa-
tive embodiment of an optical I/O interconnection system, 
while FIG. SB illustrates cross-sectional views of the optical 
I/O interconnection (cross section a-a of FIG. SA) and the 
compliant socket (cross section b-b of FIG. SA). 
FIGS. 6A through 6F are cross-sectional views that illus-
trate a representative process for fabricating the optical I/O 
system illustrated in FIGS. SA and SB. 
FIGS. 7A through 7E are cross-sectional views that illus-
trate a representative process for fabricating the compliant 
socket illustrated in FIGS. SA and SB. 
30 herein. In addition, methods of making these components and 
methods of using these components are disclosed herein. 
The compliant pillar, the optical I/O interconnect, the RF 
I/O interconnect, and the electrical I/O interconnect can be 
batch fabricated at the wafer level, while each component's 
35 corresponding compliant socket is located on a printed wir-
ing/waveguide board or module. 
The types of devices that can use the compliant pillar, the 
optical I/O interconnect, the RF I/O interconnect, the electri-
cal I/O interconnect, and their corresponding compliant sock-
40 ets include, but are not limited to, high speed and high per-
formance chips such as, but not limited to, microprocessors, 
communication chips, and optoeletronic chips. 
The component sets include a material to enhance compli-
ance in-plane and out-of-plane (i.e., x-y axis and z axis direc-
45 tions, respectively). The fabrication of the component sets 
with this material allows the component sets to be compliant 
in the x-y-z directions, which allows the component sets to be 
attached to a chip and/or printed board with a higher coeffi-
cient of thermal expansion without underfill, thus lowering 
50 costs and enhancing reliability. 
For optical interconnection, alignment should be main-
tained between the optical devices on the board and the chip 
during field service. As a result, it is important to somehow 
mitigate the offset that may be introduced by thermal expan-
55 sion mismatches between the chip and the board. This prob-
lem can, at least in part, be solved with a mechanically flexible 
(compliant) optical waveguide pillar that is perpendicular to 
the chip on which it is disposed. This mitigates optical losses 
due to offset. In addition, the optical waveguide pillars pre-
60 vent light spreading as it is routed between two parallel sur-
faces, such as chip and a board. 
In addition, the use of these component sets enables ultra 
FIG. SA illustrates a cross-sectional view of a representa-
tive embodiment of a RF I/O interconnection system, while 
FIG. SB illustrates cross-sectional views of the RF I/O inter- 65 
high I/O density (e.g., about 10 to about 100,000 component 
sets per centimeter squared ( cm2)) to be achieved on the chip 
at wafer-level and printed board, which can enhance power 
distribution, increase I/O bandwidth, satisfy three-dimen-connection (cross section a-a of FIG. SA) and the compliant 
socket (cross section b-b of FIG. SA). sional structural I/O demands, suppress simultaneous switch-
US 7,468,558 B2 
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ing noise, improve isolation in mixed signal systems, and 
decrease costs. In addition, wafer-level functionality testing 
as well as wafer-level burn-in, which can be used to identify 
known good packaged die (KGPD), can be enhanced (i.e., 
reduced time and cost). Furthermore, for optical and RF inter-
connections, high density I/Os enable massive chip to board 
bandwidth. 
Compliant Pillar/Compliant Socket Component Sets 
6 
inner lateral cross section 24 defines the area that receives the 
compliant pillar 14. Thus, when the first structure 12 and the 
second structure 20 are aligned and coupled, the compliant 
socket 22, in the area defined by the inner lateral cross section 
24, receives a portion of the compliant pillar 14. It should be 
noted that the compliant pillar 14 and compliant socket 22 
assist, in part, in aligning the first substrate 12 and second 
substrate 20. In order to make a permanent mechanical inter-
connection, a compatible material, such as polymers and 
Reference will now be made to the figures. FIG. lA illus-
trates a cross-sectional view of a representative embodiment 
10 epoxies, can be deposited within the sockets 22 to hold the 
pillars 14 in place. 
of an input/output (I/O) interconnection system 10. The I/O 
interconnect system 10 includes a first structure lOa and a 
second structure 1 Ob. The first structure lOa includes a first 
substrate 12 and a compliant pillar 14, while the second 15 
structure lOb includes a second substrate 20 and a compliant 
socket 22 adapted to receive the compliant pillar 14. FIG. lB 
illustrates cross-sectional views of the compliant pillar 14 
(taken along line a-a of FIG. lA) and the compliant socket 22 
(taken along line b-b of FIG. lA). 
The compliant pillar 14 is flexible in the x-y-z directions. In 
particular, the compliant pillar 14 exhibits greater flexibility 
and compliance in the x-y axis compared to the z-axis. 
The lateral cross sections of the compliant pillar 14 and the 
compliant socket 22 are not limited to the lateral circular cross 
section shown in FIGS. lA and lB. For example, FIGS. 2A 
through 2F are lateral cross-sectional views of the compliant 
pillar 14a ... 14f and compliant socket 22a ... 22/having a 
The first substrate 12 can include, but is not limited to, 
electronic and optoelectronic chips. The first substrate 12 can 
include additional components such as, but not limited to, die 
pads, leads, input/output components, waveguides (e.g., opti-
cal and RF), air gaps, planar waveguides, polymer 
waveguides, optical waveguides having optical coupling ele-
ments such as diffractive grating coupler and mirrors dis-
posed adjacent or within the optical waveguide, photodectors, 
and optical sources such as VCSELS and LEDs. 
20 plurality of exemplar cross sections. It should be noted that 
the lateral cross-sectional shape of the compliant pillar 14 and 
the lateral cross-sectional shape of the socket 22 do not have 
to be the same. For example, the lateral cross-sectional shape 
of the compliant pillar in FIG. 2A is substantially hexagonal, 
The second substrate 20 can include, but is not limited to, 
a printed wiring board, a printed wiring/waveguide board, 
and appropriate mating substrates. The second substrate 20 
can include additional components such as, but not limited to, 
die pads, leads, input/output components, waveguides (e.g., 
optical and RF), air gaps, planar waveguides, polymer 
waveguides, optical waveguides having optical coupling ele-
ments such as diffractive grating coupler and mirrors dis-
posed adjacent or within the optical waveguide, photodectors, 
and optical sources such as VCSELS and LEDs. 
25 while the lateral cross-sectional shape of the outer portion of 
the compliant socket is substantially circular. Also, note that 
the lateral inner cross-sectional shape of the compliant socket 
is substantially the same as the lateral cross-sectional shape of 
the compliant pillar. In general, the compliant socket should 
30 be slightly larger to allow easy entry of the compliant pillar 
into the inner opening. In addition, the inner sidewalls of the 
sockets may be slanted with a positive slope to enhance pillar 
to board alignment. 
In addition, the compliant pillar 14 can have a lateral cross 
In general, any material that exhibits (a) transparency to a 
particular optical wavelength oflight, (b) process compatibil-
ity with other materials such that a contrast in refractive index 
35 section such as, but not limited to, a polygonal cross section, 
a circular cross section, and an elliptical cross section. The 
compliant socket 22 can have an inner lateral cross section 
such as, but not limited to, a polygonal cross section, a circu-
lar cross section, and an elliptical cross section. Likewise, the 
40 outer lateral cross section of the compliant socket 22 can have 
a cross section such as, but not limited to, a polygonal cross 
section, a circular cross section, and an elliptical cross sec-
tion. is achieved, ( c) process compatibility with standard micro-
electronic fabrication processes, ( d) suitable mechanical 
strength, flexibility, and durability, and ( e) sufficient lifetime 45 
and/or reliability characteristics, can serve as the compliant 
pillar material. A reference describing polymer materials 
suitable for optical waveguide applications can be found in A. 
R. Blythe and J. R. Vinson, Proc. 5th International Sympo-
sium on Polymers for Advanced Technologies. Tokyo, Japan: 50 
pp. 601-11, August-December 2000, which is incorporated 
herein by reference. 
In particular, the compliant pillar 14 and the compliant 
socket 22 can be made of a low modulus material such as, but 
not limited to, polyimides, epoxides, polynorbornenes, pol- 55 
yarylene ethers, and parylenes. In particular, the low modulus 
materials can include, but are not limited to, compounds such 
as Amoco Ultradel™ 7501, Promerus LLC, Avatrel™ 
Dielectric Polymer, DuPont™ 2611, DuPont 2734, DuPont 
2771, and DuPont 2555. Preferably, the compliant pillar and 60 
the compliant socket have been fabricated by photodefinition 
using the polymer material Avatrel 2000P from Promerus, 
LLC, or the like, which have shown high optical quality and 
high compliance. 
The compliant pillar 14 depicted in FIGS. lA and 1B has a 65 
lateral circular cross section, while the compliant socket 22 as 
an inner 24 and an outer 26 lateral circular cross section. The 
The compliant pillar 14 can have a height from about 5 to 
about 300 micrometers, a width of about 2 to about 150 
micrometers, and a length of about 2 to about 150 microme-
ters. Preferably, the compliant pillar 14 can have aheight from 
about 15 to about 150 micrometers, a width of about 5 to 
about 50 micrometers, and a length of about 5 to about 50 
micrometers. 
The type, size, and shape of the compliant pillar 14 and 
compliant socket 22 determine the compliancy of the com-
pliant pillar 14 and the compliant socket 22. Therefore, select-
ing the type, size, and shape of the compliant pillar 14 and 
compliant socket 22 can, in part, control the amount of com-
pliance. 
The compliance of the polymer pillars is a function of the 
cure temperature (e.g., such as 180 to 200° C.) and time 
duration (e.g., such as 1 to 4 hours) of the cure temperature. 
For example, the cure temperature for Avatrel 2000P is from 
about 180 to 200° C. for a time duration of about 1 to 4 hours. 
Other polymers may have cure temperatures and time dura-
tions outside of the above stated range, but one skilled in the 
art can adjust experimental conditions as needed. The poly-
mer pillar has a lateral compliance in the range of about 2 to 
20 micrometers per milli-Newton. For example, compliant 
pillars about 100 micrometers tall and having a radius of 
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can also be formed using techniques such as, for example, 
reactive ion etching (RIE), photo-definition, molding, and 
laser drilling. FIG. 4 E illustrates the removal of the hard mask 
30 and the compliant socket 22, which is adapted to receive at 
least a portion of the compliant pillar 14. 
Fabrication steps similar to that described above in refer-
ence to FIGS. 3A through 3E can be used if the material layer 
28 is photosensitive. 
about 55 micrometers wide yielded compliance in the range 
from 2.5 to 5 micrometers per milli-Newton. The compliant 
pillar yielded this range of values because of the cure condi-
tions the pillars were subjected to after fabrication. Therefore, 
the value of compliance can be controlled by the cure condi-
tions. In general, typical cure conditions are for forming 
'stiff compliant pillars can be fabricated under high cure 
temperature over long cure time conditions, while 'soft' com-
pliant pillars can be fabricated under low cure temperature 
over short (or none) cure time conditions. 10 Optical I/O Interconnect Component Sets 
In general, taller pillars yielded higher compliance. How-
ever, it should be verified that the compliant pillars are not too 
'soft' in the vertical direction. This will ensure that the pillars 
do not 'crumble' during assembly or processing. 
For the purposes of illustration only, and without limita- 15 
tion, embodiments of the present invention will be described 
with particular reference to the below-described fabrication 
methods. Note that not every step in the process is described 
with reference to the process described in the figures herein-
after. Therefore, the following fabrication processes are not 20 
intended to be an exhaustive list that includes every step 
required to fabricate the embodiments of the I/O interconnect 
system 10. 
FIGS. 3A through 3E are cross-sectional views that illus-
trate a representative process for fabricating the compliant 25 
pillar 14 illustrated in FIGS. lA and lB. FIG. 3A illustrates 
the substrate 12, while FIG. 3B illustrates a material layer 16 
disposed upon the substrate 12. The material layer 16 can be 
deposited on the substrate 12 by methods such as, for 
example, spin-coating, doctor-blading, and plasma deposi- 30 
ti on. 
FIG. 3C illustrates the addition of the hard mask 18 dis-
posed upon the material layer 16. The hard mask 18 can be 
made of a mask material such as, but not limited to, any 
material that is selective to polymer etching, such as metals 35 
and silicone dioxide, for example. Alternatively, no hard 
mask is necessary when the compliant pillar is photodefined. 
FIG. 3D illustrates the etching of the material layer 16, 
which forms the compliant pillar 14. The material layer 16 
can also be formed using techniques such as, for example, 40 
reactive ion etching (RIE), wet etch, and laser drilling. FIG. 
3E illustrates the removal of the mask 18. 
FIG. SA illustrates a cross-sectional view of a representa-
tive embodiment of an optical I/O interconnection system 40. 
The optical I/O interconnect system 40 includes a first struc-
ture 40a and a second structure 40b. The first structure 40a 
includes a first substrate 42 having a compliant pillar 
waveguide 44 (e.g., a vertical waveguide perpendicular to the 
first substrate 42) and an element 48 (e.g., a coupling element 
such as diffractive grating coupler or a mirror) disposed 
thereon, while the second structure 40b includes a second 
substrate 60 having a compliant socket 62 disposed thereon. 
The compliant pillar waveguide 44 and the element 48 form 
an optical I/O interconnect 49. The compliant socket 62 is 
adapted to receive a portion of the optical I/O interconnect 49. 
FIG. SB illustrates cross-sectional views of the optical I/O 
interconnect (cross section a-a of FIG. SA) and the compliant 
socket 62 (cross section b-b of FIG. SA). To make a perma-
nent mechanical interconnection, an optically compatible 
material such as a polymer or an epoxy can be deposited (not 
shown) in the socket to mechanically hold the pillars into the 
sockets. 
Each compliant pillar waveguide 44 acts as a waveguide 
core with the air surrounding it acting as the waveguide clad-
ding. In order to facilitate optical coupling between the com-
pliant pillar waveguides and the board-level optical planar 
waveguides, coupling elements may be fabricated either on 
the compliant pillar waveguides 44 or on the board-level 
waveguides 64. Air can be used as the waveguide cladding 
because no underfill is required for the compliant pillar 
waveguides 44 since they are laterally compliant. This 
enables them to compensate for the different thermo-me-
chanical expansions between the chip and the board. Thus, 
compliant optical I/O interconnections mitigate the offsets 
introduced due to expansion mismatches and nonplanarity. 
The air cladding and the resulting high index of refraction 
If the material layer 16 is photosensitive, the compliant 
pillar can be fabricated by exposing the material 16 in FIG. 3B 
through a mask to a light source with an appropriate wave-
length. The mask contains the cross-sectional geometry of the 
compliant pillars. After exposure, the exposed material layer 
16 may need a hard bake before developing. During develop-
ing, a wet chemical agent can be used to remove the non-
exposed portions (for negative tone films) of the material to 
leave behind the compliant pillars (or sockets). As a result, no 
hard mask is needed for the fabrication processes. 
45 difference (lrn) between the core and the cladding has the 
benefit of confining the optical wave and thus minimizing 
crosstalk. Air cladding also has two additional benefits when 
compared to non-air cladding in this application: 1) the com-
pliant pillar waveguide can guide an optical wave through 
FIGS. 4A through 4E are cross-sectional views that illus-
trate a representative process for fabricating the compliant 
socket 22 illustrated in FIGS. lA and lB. FIG. 4A illustrates 
the substrate 20, while FIG. 4B illustrates a material layer 28 
disposed upon the substrate 20. The material layer 28 can be 
deposited on the substrate 20 by methods such as, for 
example, spin-coating, doctor-blading, and plasma deposi-
tion. 
FIG. 4C illustrates the addition of the hard mask 30 dis-
posed upon the material layer 28. The hard mask 30 can be 
made of materials like those discussed above in reference to 
FIGS. 3A through 3D. Alternatively, no hard mask 30 is 
necessary when the compliant socket 22 is photodefined. 
FIG. 4D illustrates the etching of the material layer 28, 
which forms the compliant socket 22. The material layer 28 
50 larger bends (due to large lrn), which means higher compli-
ance, and 2) the air cladding does not impose any mechanical/ 
physical constraints on the movement of the highly compliant 
pillar waveguides. Thus, air waveguide cladding offers the 
lowest index ofrefraction possible and is the least mechani-
55 cally resistant material. However, the compliant pillar 
waveguides may be passivated with any cladding material, if 
desired. 
The first substrate 42 includes, but is not limited to, a chip, 
high speed and high performance chips such as microproces-
60 sors and communication chips, and optoeletronic chips. In 
addition, the first substrate 42 includes a first waveguide 46 
that is positioned perpendicular to the optical I/O intercon-
nect 49, such that they are communicatively coupled. The first 
substrate 42 can include additional components such as, but 
65 not limited to, die pads, leads, input/output components, 
waveguides, planar waveguides, polymer waveguides, opti-
cal waveguides having coupling elements such as diffractive 
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grating couplers or mirrors disposed adjacent or within the 
optical waveguide, photodetectors, and optical sources such 
as VCSELS and LEDs. 
The second substrate 60 can include, but is not limited to, 
a printed wiring board, a printed wiring/waveguide board, 
and ceramic and non-organic substrates and modules. The 
second substrate 60 includes a second waveguide 64 that is 
positioned perpendicular to the optical I/O interconnect 49, 
such that they are communicatively coupled. However, the 
compliant pillar waveguide can be fabricated directly on an 
optical source, such as a VECSEL or LED, and phototectors 
where the area of the active region of the devices is relatively 
close to that of the compliant pillar waveguide's cross-sec-
tion. The second substrate 60 can include additional compo-
nents such as, but not limited to, die pads, leads, input/output 
components, waveguides, planar waveguides, polymer 
waveguides, optical waveguides having coupling elements 
such as diffractive grating couplers or mirrors disposed adja-
cent or within the optical waveguide, photodectors, and opti-
10 
The compliant pillar waveguide 44 can have a height from 
about 5 to about 300 micrometers, a width of about 2 to about 
150 micrometers, and a length of about 2 to about 150 
micrometers. Preferably, the compliant pillar waveguide 44 
can have a height from about 15 to about 150 micrometers, a 
width of about 5 to about 50 micrometers, and a length of 
about 5 to about 50 micrometers. 
The compliant socket 62 can have a height from about 5 to 
30 micrometers and a width of about 1.1 to 4 times larger than 
10 the compliant pillar waveguide cross-section. 
The type, size, and shape of the compliant pillar waveguide 
44 and compliant socket 62 determine the compliancy of the 
compliant pillar waveguide and the compliant socket 62. 
Therefore, selecting the type, size, and shape of the compliant 
15 pillar waveguide 44 and compliant socket 62 can, in part, 
control the amount of compliance. Moreover, the shape of the 
compliant pillar waveguide 44 and the aspect ratio determines 
the optical transmission characteristics of the compliant pillar 
waveguide 44. 
cal sources such as VCSELS and LEDs. The compliant pillars 20 
44 and the optical I/O interconnection 49 can be fabricated 
directly above optical sources and photodectors as well as 
optical waveguides with the coupling elements described 
above. 
The compliant pillar waveguide 44 functions as a medium 
for optical energy to travel through. Therefore, the compliant 
pillar waveguide 44 can communicate optical energy from the 
first waveguide 46 in the first structure 42 to the second 
waveguide 64 in the second structure 60. 
In general, any material that exhibits: (a) transparency to a 
particular optical wavelength oflight, (b) process compatibil-
ity with other materials such that a contrast in refractive index 
is achieved, ( c) process compatibility with standard micro-
electronic fabrication processes, ( d) suitable mechanical 
strength, flexibility, and durability, and ( e) sufficient lifetime 
and/or reliability characteristics, can serve as the compliant 
pillar waveguide material. A reference describing polymer 
materials suitable for optical waveguide applications can be 
found in A. R. Blythe and J. R. Vinson, Proc. 5th International 
Symposium on Polymers for Advanced Technologies. Tokyo, 
Japan: pp. 601-11, August-December 2000, which is incor-
porated herein by reference. 
25 
30 
35 
40 
The optical energy traveling through the compliant pillar 
waveguide 44 can be directed into and out of the compliant 
pillar waveguide 44 through the element 48. For example, the 
element 48 is disposed at the end of the compliant pillar 
waveguide 44 opposite the first substrate 42. In addition, the 
element 48 may be disposed adjacent or within the first 
waveguide 46 and/or second waveguide 64 to channel the 
optical energy out of or into the compliant pillar waveguide 
44 (not shown). In this manner, optical energy can enter the 
compliant pillar waveguide 44 via the first waveguide 46, 
travel through the compliant pillar waveguide 44, exit the 
element 48 disposed at the end of the compliant pillar 
waveguide 44, and enterthe second waveguide 64. The posi-
tion of the planar optical waveguide 64 relative to the com-
pliant pillar waveguide (i.e., whether it is terminated below or 
adjacent to the pillar) is a function of the location and type of 
element used. 
In particular, the compliant pillar waveguide 44 and the 
compliant socket 62 can be made of a low modulus material 
such as, but not limited to, polyimides, epoxides, polynor-
bomenes, polyarylene ethers, and parylenes. In particular, the 
low modulus materials can include, but is not limited to, 
compounds such as Amoco Ultradel™ 7501, Promerus™ 
LLC, Avatrel™ Dielectric Polymer, DuPont™ 2611, 
DuPont™ 2734, DuPont™ 2771, and DuPont™ 2555. 45 
If the optical waveguide 64 is terminated with a mirror (as 
demonstrated in R. Chen, et al., "Fully embedded board-level 
guided-wave optoelectronic interconnects," Proc. IEEE, Vol. 
88, pp.780-793, June 2000) or a diffractive grating coupler (as 
demonstrated in S. Schultz, et al., "Design, fabrication, and 
performance of preferential-order volume grating waveguide 
couplers," Appl. Opt., vol. 39, pp. 1223-1232, March 2000), 
The compliant pillar waveguide 44 depicted in FIGS. SA 
and SB has a lateral circular cross section, while the compli-
ant socket 62 as an inner 66 and an outer 68 lateral circular 
cross section. The inner lateral cross section 66 defines the 
area that receives the optical I/O interconnect 49. Thus, when 
the first structure 42 and the second structure 60 are aligned 
and coupled, the compliant socket 62 , in the area defined by 
the inner lateral cross section 66, receives a portion of the 
optical I/O interconnect 49. However, any cross section can 
be used. 
The compliant pillar waveguide 44 is flexible in the x-y-z 
directions and therefore, no underfill is needed. In addition, 
the compliant pillar waveguide 44 is capable of having very 
high optical coupling efficiency when optical energy (e.g., 
light) passes from the first substrate 42 to the second substrate 
60 through the compliant pillar waveguide 44. 
The lateral cross sections of the compliant pillar waveguide 
44 and the compliant socket 62 are not limited to the lateral 
circular cross section shown in FIGS. SA and SB, but they can 
include the cross sections discussed in reference to FIGS. 2A 
and 2F and the corresponding text. 
50 then the compliant pillar 44 without the coupling element 48 
would be placed above that terminated region of the planar 
waveguide 64. 
If the diffractive grating coupler were to be fabricated on 
the compliant pillar waveguide 44 this yields the optical inter-
55 connect 49 described previously. In this case, the optical 
interconnect 49 can be placed either adjacent to or on the tip 
of the planar optical waveguide 64. It should be noted that 
there is freedom with respect to the choice of the optical 
element to be used to mitigate the surface-normal (right-
60 angle) bends and to its location (on the pillar 44 or planar 
waveguide 64). Moreover, the index of refraction of the 
socket material should be lower than that of the compliant 
pillar waveguide. 
The presence of the element 48, however, is not a require-
65 ment for some embodiments of the present invention, as 
simple butt-coupling of optical power both into and/or out of 
compliant pillar waveguide 44 can also be performed. 
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The first waveguide 46 and second waveguide 64 can be 
defined through multiple fabrication processes such as, but 
not limited to, photo-definition, wet chemical etching, dry 
plasma etching, thermally-induced refractive index gradi-
ents, and ion implantation. In addition, the first waveguide 46 
and second waveguide 64 can have geometries such as, for 
example, raised strip geometry, buried geometry, and rib 
geometry. 
12 
the substrate 42 that includes the first waveguide 46, while 
FIG. 6B illustrates a material layer SO disposed upon the 
substrate 42. An optical photodetector or source, such as 
VECSEL of LED, can be fabricated directly below the pillar 
without the planar waveguide shown in the FIG. 6A. FIG. 6C 
illustrates a coupling material S2 disposed on top of the mate-
rial layer SO. The material layer SO and the coupling material 
S2 can be deposited on the substrate 42 by methods such as, 
for example, spin-coating, doctor-blading, lamination, and The element 48 can include mirrors, planar (or volume) 
grating couplers, evanescent couplers, surface-relief grating 
couplers, and total internal reflection couplers, for example. 
More specifically, when the element 48 is a volume grating 
coupler, the coupling material can be laminated or spin-
coated onto the appropriate surface. In particular, a laminated 
volume grating coupler can be formed by holographic expo-
sure of the grating region following lamination of the grating 
material. Alternatively, the laminated volume grating coupler 
can be formed by holographic exposure prior to lamination of 
the grating material. In the case where the coupling element 
48 is to be formed inside of the compliant pillar waveguide, 
the compliant pillar waveguide and coupler can be composed 
of separate materials. Additional details regarding grating 
couplers can be found in U.S. Pat. No. 6,285,813, which is 
herein incorporated by reference. 
10 plasma deposition. 
FIG. 6D illustrates the addition of a hard mask S4 disposed 
upon the coupling material S2. The hard mask S4 can be made 
of material such as those described above in reference to 
FIGS. 3A though 3D. Alternatively, no hard mask is neces-
15 sary when the compliant pillar waveguide 44 is photodefined. 
FIG. 6E illustrates the etching of the material layer SO and 
the coupling material S2, which forms the optical I/O inter-
connect 49 (e.g., compliant pillar waveguide 44 and the cou-
pling element 48 or a mirror). The material layer SO and the 
20 coupling material S2 can also be formed using techniques 
such as, for example, reactive ion etching (RIE), photo-defi-
nition, and laser drilling. In addition, the material layer may 
be altered to form a coupling element. FIG. 6F illustrates the 
If the element 48 is a grating coupler, then the grating 25 
coupler material includes materials such as, for example, 
polymer materials, silver halide photographic emulsions, 
photoresists such as dichromated gelatin, photopolymers 
such as polymethyl methacrylate (PMMA) or Dupont™ HRF 
photopolymer films, for example, thermoplastic materials, 30 
photochromic materials such as crystals, glasses or organic 
substrates, photodichroic materials, and photorefractive crys-
tals such as lithium niobate, for example. These materials 
have the characteristics of creating a refractive index modu-
lation through a variety of mechanisms, all of which result in 35 
the creation of a phase or absorption or mixed grating. Other 
suitable materials are described in T. K. Gaylord and M. G. 
Moharam, Proc. IEEE, vol. 73, pp. 894-937, May 1985, 
which is herein incorporated by reference. The fabrication of 
removal of the hard mask S4. 
If surface relief gratings are to be fabricated on the pillars, 
the material layer SO can be first patterned with the desired 
surface relief using plasma etching followed by the fabrica-
tion of the pillars 44. Alternatively the coupling element 48 
can be fabricated after the compliant pillars 44 have been 
fabricated. The process can be similar to that described above. 
Fabrication steps similar to that described above in refer-
ence to FIGS. 3A through 3E can be used if the material layer 
is photosensitive. 
FIGS. 7A through 7E are cross-sectional views that illus-
trate a representative process for fabricating the compliant 
socket 62 illustrated in FIGS. SA and SB. FIG. 7A illustrates 
the substrate 60 having a second waveguide 64, while FIG. 7B 
illustrates a material layer 70 disposed upon the substrate 60. 
The material layer 70 can be deposited on the substrate 60 by 
methods such as, for example, spin-coating, doctor-blading, 
and plasma deposition. 
a grating coupler is preferred to be done on the compliant 40 
pillar waveguide, and thus at the wafer-level, where nano-
lithography is readily available. To fabricate such a device on 
the printed wiring/waveguide board would potentially be 
expensive. 
FIG. 7C illustrates the addition of the hard mask 72 dis-
posed upon the material layer 70. The hard mask 72 can be 
made of material such as those described above in reference 
45 to FIGS. 3A through 3D. Alternatively, no hard mask is nec-
essary when the sockets are photodefined. 
An additional feature of the compliant pillar waveguide 44 
is that portions of the compliant pillar waveguide 44 not 
bound by the compliant socket 62 are surrounded by air, 
which acts as an air-gap cladding layer. The advantages of the 
air-cladding in this application were described above. It 
should be pointed out that some of the material requirements 
for conventional optical interconnects do not necessarily 
apply to the compliant pillar waveguides. For example, the 
materials are not restricted to ultra-low absorption optical 
materials due to the short height (below 300 micrometers) of 
the compliant pillar waveguides. 
FIG. 7D illustrates the etching of the material layer 70, 
which forms the compliant socket 62. The material layer 70 
can also be formed using techniques such as, for example, 
50 reactive ion etching (RIE), photo-definition, and laser drill-
ing. FIG. 7E illustrates the removal of the hard mask 72 and 
reveals the compliant socket 62, which is adapted to receive at 
least a portion of the optical I/O interconnect 49. 
Fabrication steps similar to that described above in refer-
55 ence to FIGS. 3A through3E can be used ifthe material layer 
is photosensitive. For the purposes of illustration only, and without limita-
tion, embodiments of the present invention will be described 
with particular reference to the below-described fabrication 
methods. Note that not every step in the process is described 
with reference to the process described in the figures herein- 60 
after. Therefore, the following fabrication processes are not 
intended to be an exhaustive list that includes every step 
required to fabricate the embodiments of the optical I/O inter-
connect system 40. 
FIGS. 6A through 6F are cross-sectional views that illus- 65 
trate a representative process for fabricating the optical I/O 
system 49 illustrated in FIGS. SA and SB. FIG. 6A illustrates 
RF I/O Interconnect Component Sets 
FIG. SA illustrates a cross-sectional view of a representa-
tive embodiment ofa RF I/O interconnection system 100. The 
RF I/O interconnect system 100 includes a first structure 1 OOa 
and a second structure 1 OOb. The first structure lOOa includes 
a first substrate 102 having a compliant pillar 104, a RF lead 
108, and a RF waveguide 106, while the second structure 
lOOb includes a second substrate 122 having a compliant 
socket 124. The RF lead 108 is disposed on a portion of the RF 
waveguide 106 and on a portion of the compliant pillar 104. 
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The RF lead lOS and compliant pillar 104 form a RF I/O 
interconnect 109. The compliant socket 124 includes a dielec-
tric material 126 disposed therein. When the two structures 
14 
The compliant socket 124 shown in FIGS. SA and SB 
includes a high K dielectric material 126 to increase the 
capacitance between the two metal plates (pad/waveguide on 
the board and the metal on the compliant pillar) in the attach-
ment of the RF lead lOS to the compliant socket 124. The high 
K dielectric material 126 can be a material such as, but not 
limited to, organic material such as polymers and inorganic 
materials such as silicon nitride. 
The RF waveguide 106 can be deposited upon the surface 
1 OOa and 1 OOb are brought into contact, the result is a capaci-
tor. The metal on the pillar and the on the pad make the two 
parallel plates of the capacitor with the high-k material being 
the dielectric 126. The compliant socket 124 is adapted to 
receive a portion of the RF I/O interconnect 109. FIG. llB 
illustrates cross-sectional views of the RF I/O interconnect 
109 (cross section a-a of FIG. llA) and the compliant socket 
124 (cross section b-b of FIG. llA). For mechanical inter-
connection, a compatible material, such as polymers and 
epoxies, is deposited in the socket 62 to mechanically hold the 
pillar RF I/O interconnect 109 in the socket 62. 
10 of the first substrate 102 using techniques such as, for 
example, sputtering, evaporation, electron-beam deposition, 
electroplating, electro-less plating, and displacement reac-
tions. 
The first substrate 102 includes, but is not limited to, chips, 15 
high speed and high performance chips such as, but not lim-
ited to, microprocessors, communication chips, and opto-
eletronic chips. The first substrate 102 can include additional 
components such as, but not limited to, die pads, leads, input/ 
output components, waveguides, air-gaps, and planar 20 
waveguides, polymer waveguides, optical waveguides termi-
nated with diffractive grating couplers or mirrors, photodec-
tors, optical sources such as VCSELS and LEDs. 
The second substrate 122 can include, but is not limited to, 
printed wiring boards, printed wiring/waveguide boards, 25 
ceramic and non-organic substrates and modules. The second 
substrate 122 can include additional components such as, but 
not limited to, die pads, leads, input/output components, 
waveguides, air-gaps, planar waveguides, polymer 
waveguides, optical waveguides terminated with diffractive 30 
grating couplers or mirrors, photodectors, and optical sources 
such as VCSELS and LEDs. 
The compliant pillar 104 and the compliant socket 124 can 
The waveguide on the board or on the chip can take several 
configurations including microstrip lines and coplanar 
waveguides. A reference on microwave waveguides is D. 
Pozar, Microwave Engineering, rd ed., John Wiley & Sons, 
1998. A reference for nearfield capacitive couplers is M. F. 
Chang, et al., RF/wireless interconnect for inter- and intra-
chip communications, Proc. of the IEEE, pp. 456-466, April 
2002. The compliant pillar can be incorporated in wireless 
communication networks as described in the previous paper. 
The geometry of the RF lead lOS that can be used in 
embodiments of the present invention is not limited to that 
shown in FIGS. SA and SB. Instead, various RF lead lOS 
geometries can provide compliance, consistent with the scope 
of the present invention. Additional steps can be performed to 
fabricate an attachment or contact on the end portion of the 
RF lead lOS. This contact (not shown) can include a variety of 
items designed to contact or attach to a RF pad or point on 
another RF substrate. These contacts can be, for example, an 
adhesive, epoxy, and any other material to assist in making a 
mechanical connection between the two. 
The RF lead lOS can be fabricated of one or more layers of be made of materials similar to those discussed in reference to 
FIGS. lA and lB and FIGS. SA and SB. In addition, the size 
and shape of the compliant pillar 104 and compliant socket 
124 are similar to those discussed in reference to FIGS. lA 
and lB and FIGS. SA and SB. 
The compliant pillar 104 can have a height from about 5 to 
about 300 micrometers, a width of about 2 to about 150 
micrometers, and a length of about 2 to about 150 microme-
ters. Preferably, the compliant pillar 104 can have a height 
from about 15 to about 150 micrometers, a width of about 5 to 
about 50 micrometers, and a length of about 5 to about 50 
micrometers. 
35 metals, metal composites, organic conductors, or combina-
tions thereof, appropriate for the RF I/O interconnection sys-
tem 100. The metals and metal composites include, but are 
not limited to, gold, gold alloys, copper, copper alloys, and 
the like. The RF lead lOS can be fabricated by monolithically 
The compliant socket 124 can have a height from about 5 to 
30 micrometers and a width of about 1.1 to 4 times larger than 
the compliant pillar width (including the RF lead lOS). 
40 electroplating the selected metal or metal composite onto the 
first substrate 102. 
The RF lead lOS can have a thickness that ranges from 
about 1 to about 100 micrometers, and preferably from about 
0.5 to about 10 micrometers. The preferred embodiment of 
45 the RF lead lOS has a thickness of about 2 micrometers. The 
RF lead lOS can have lengths that range from about 2 and 
about 300 micrometers, and preferably from about 30 to 
about 150 micrometers. The RF lead lOS can have a width 
The compliant pillar 104 is flexible in the x-y-z directions, 
and therefore, no underfill is needed. However, the overall 50 
compliance of the RF interconnect 109 is lower than that of 
the intrinsic pillar 104. This is due to the metallic RF lead lOS 
disposed on the compliant pillar 104. The compliance of the 
compliant pillar 104 tends to decrease with the fabrication of 
metal on its sidewalls because the metal has a much higher 55 
Young's modulus than polymers and tends to plastically 
deform. The thickness of metal has to be selected such that it 
yields the desirable electrical characteristics without disturb-
ing the high compliance of the intrinsic polymer pillars. 
that ranges from about 1 to about 100 micrometers, and 
preferably from about 2 to about 50 micrometers. The RF lead 
1 OS can have a height that ranges from about 10 to about 300 
micrometers, and preferably from about 30 to about 150 
micrometers. 
For the purposes of illustration only, and without limita-
tion, embodiments of the present invention will be described 
with particular reference to the below-described fabrication 
methods. Note that not every step in the process is described 
with reference to the process described in the figures herein-
after. Therefore, the following fabrication processes are not 
The type, size, and shape of the compliant pillar 104 and 
compliant socket 124 determine the compliancy of the com-
pliant pillar 104 and the compliant socket 124. Therefore, 
selecting the type, size, and shape of the compliant pillar 104 
and compliant socket 124 can, in part, control the amount of 
compliance. The size of the pillar 104 and that RF lead lOS 
also influence the value of capacitance: the larger the metallic 
area, the larger the capacitance. 
60 intended to be an exhaustive list that includes every step 
required to fabricate the embodiments of the RF I/O intercon-
nect system 100. 
FIGS. 9A through 9F are cross-sectional views that illus-
trate a representative process for fabricating the RF I/O sys-
65 tern 100 illustrated in FIGS. SA and SB. FIG. 9A illustrates 
the substrate 102 showing a portion of an RF waveguide 106 
disposed thereon, while FIG. 9B illustrates a material layer 
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110 disposed upon the substrate 102 and the RF waveguide 
106. The material layer 110 can be deposited on the substrate 
102 by methods such as, for example, spin-coating, doctor-
blading, and plasma deposition. 
16 
174 disposed therein. The compliant socket 172 is adapted to 
receive the electrical I/O interconnect 159. FIG. llB illus-
trates cross-sectional views of the electrical I/O interconnect 
FIG. 9C illustrates the addition of a hard mask 112 dis- 5 
159 (cross section a-a ofFIG. llA) and the compliant socket 
172 (cross section b-b of FIG. llA). 
posed upon the material layer 110. The hard mask 112 can be 
made of materials such as those described above in reference 
to FIGS. 3A through 3D. Alternatively, no hard mask is nec-
essary when the compliant pillar waveguide is photodefined. 
FIG. 9D illustrates the etching of the material layer 110, 
which forms the compliant pillar 104. The material layer 110 
can also be formed using techniques such as, for example, 
reactive ion etching (RIE), photo-definition, and laser drill-
ing. 
The first substrate 152 includes, but is not limited to, chips, 
high speed and high performance chips such as, but not lim-
ited to, microprocessors, communication chips, and opto-
eletronic chips. The first substrate 152 can include additional 
10 components such as, but not limited to, die pads, leads, input/ 
output components, waveguides, air-gaps, planar 
waveguides, polymer waveguides, optical waveguides having 
coupling elements such as diffractive grating couplers or 
FIG. 9E illustrates the removal of the hard mask 112. FIG. 15 
mirrors, photodectors, and optical source such as VCSELS 
and LEDs. 
9F illustrates the formation of a RF lead lOS on a portion of 
the RF waveguide 106 and the compliant pillar 104. However, 
the entire surface of the compliant pillar may be metallized. 
Fabrication steps similar to that described above in refer-
ence to FIGS. 3A through 3E can be used ifthe material layer 
is photosensitive. 
FIGS. lOA through lOFare cross-sectional views that illus-
trate a representative process for fabricating the compliant 
socket 124 illustrated in FIGS. SA and SB. FIG. lOA illus-
trates the substrate 122 having a RF waveguide 12S, while 
FIG. lOB illustrates a material layer 134 disposed upon the 
substrate 122. The material layer 134 can be deposited on the 
substrate 122 by methods such as, for example, spin-coating, 
doctor-blading, and plasma deposition. 
FIG. lOC illustrates the addition of the hard mask 136 
disposed upon the material layer 134. The hard mask 136 can 
be made of material such as those described in reference to 
FIGS. 3A through 3D. Alternatively, no hard mask is neces-
sary when the compliant sockets are photodefined. 
FIG. lOD illustrates the etching of the material layer 134, 
which forms the compliant socket 124. The material layer 134 
can also be formed using techniques such as, for example, 
reactive ion etching (RIE), photo-definition, and laser drill-
ing. FIG. lOE illustrates the removal of the hard mask 136. 
The second substrate 170 can include, but is not limited to, 
printed wiring boards, printed wiring/waveguide boards, 
ceramic and non-organic substrates and modules. The second 
substrate 170 can include additional components such as, but 
20 not limited to, die pads, leads, input/output components, 
waveguides, air-gaps, planar waveguides, polymer 
waveguides, optical waveguides having coupling elements 
such as diffractive grating couplers or mirrors disposed adja-
cent or within the optical waveguide, photodetectors, and 
25 optical sources such as VCSELS and LEDs. 
The compliant pillar 154 and the compliant socket 172 can 
be made of a material similar to those discussed in reference 
to FIGS. lA and lB. In addition, the size and shape of the 
compliant pillar 154 and compliant socket 172 are similar to 
30 those discussed in reference to FIGS. lA and lB. 
The compliant pillar 154 can have a height from about 5 to 
about 300 micrometers, a width of about 2 to about 150 
micrometers, and a length of about 2 to about 150 microme-
ters. Preferably, the compliant pillar 154 can have a height 
35 from about 30 to about 150 micrometers, a width of about 5 to 
about 50 micrometers, and a length of about 5 to about 50 
micrometers. The compliant socket 172 can have a height 
from about 5 to 30 micrometers and a width of about 1.1 to 4 
times the width of the compliant pillar. 
FIG. lOF illustrates disposing a high K dielectric material 40 
126 within the compliant socket. The high K dielectric mate-
rial 126 can be disposed within the compliant socket 124 
using techniques such as, for example, plasma assisted depo-
sition, spin-coating, screen/stencil printing, and doctor-blad-
ing. The compliant socket 124 is adapted to receive at least a 45 
portion of the RF I/O interconnect 109, which can be bound 
The compliant pillar 154 is flexible in the x-y-z directions 
and therefore, no underfill is needed. As with the RF inter-
connect, the fabrication of the electrical lead 15S disposed on 
the compliant pillar 154 may be lower than the com pliancy of 
the aggregate structure (the electrical interconnection 159). 
The compliance of the pillar tends to decrease with the fab-
rication of metal on its sidewalls because the metal has a much 
higher Young's modulus than polymers and tends to plasti-
cally deform. The thickness of metal has to be selected such 
that it yields low parasitic electrical interconnection without 
by the high K dielectric material 126. The high-K material 
may be fabricated before the application of the material 134 in 
FIG. lOB. Also, it can be fabricated on the metal on the 
compliant pillar's tip. 
Fabrication steps similar to that described above in refer-
ence to FIGS. 3A through 3E can be used ifthe material layer 
is photosensitive. 
Electrical I/O Interconnect Component Sets 
50 disturbing the high compliance of the intrinsic polymer pil-
lars. 
The type, size, and shape of the compliant pillar 154 and 
compliant socket 172 determine the compliancy of the com-
pliant pillar 154 and the compliant socket 172. Therefore, 
55 selecting the type, size, and shape of the compliant pillar 154 
and compliant socket 172 can, in part, control the amount of 
compliance. 
FIG. llA illustrates a cross-sectional view of a represen-
tative embodiment of an electrical I/O interconnection system 
150. The electrical I/O interconnect system 150 includes a 
first structure 150a and a second structure 150b. The first 
structure 150a includes a first substrate 152 having a compli-
ant pillar 154, a die pad 156, and an electrical lead 15S, while 
the second structure 150b includes a second substrate 170 
having a compliant socket 172. The electrical lead 15S is 
disposed on a portion of the die pad 156 and on a portion or the 
entire surface of the compliant pillar 154. The electrical lead 65 
15S and compliant pillar 154 form an electrical I/O intercon-
nect 159. The compliant socket 172 includes a solder material 
The compliant socket 172 shown in FIGS. llA and llB 
includes a solder material 174 to assist in the attachment of 
60 the lead to the compliant socket 172. The solder material 174 
can be a material such as, but not limited to, lead and lead free 
solder such as tin-lead and tin-copper-silver alloy solders. In 
addition, conductive adhesives can also be used as the solder 
material. 
The die pad 156 is assumed to already exit on the die that 
the compliant pillars 154 are fabricated on. Otherwise, the 
pads can be deposited upon the surface of the first substrate 
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1S2 using techniques such as, for example, sputtering, evapo-
ration, electron-beam deposition, electroplating, electro-less 
plating, and displacement reactions. 
The geometry of the electrical leads lSS that can be used in 
embodiments of the present invention is not limited to that 5 
shown in FIG. llA. Instead, various electrical lead lSS geom-
etries can provide compliance consistent with the scope of the 
present invention. Additional steps can be performed to fab-
ricate an attachment or contact on the end portion of the 
electrical lead. This contact (not shown) can include a variety 10 
of items designed to contact or attach to a pad or point on 
another substrate. These contacts can be, for example, a sol-
der bump, a conductive adhesive, or a contact probe. 
18 
FIGS. 13A through 13F are cross-sectional views that 
illustrate a representative process for fabricating the compli-
ant socket 172 illustrated in FIGS. llA and llB. FIG. 13A 
illustrates the substrate 170, while FIG. 13B illustrates a 
material layer lSO disposed upon the substrate 170. The mate-
rial layer lSO can be deposited on the substrate 170 by meth-
ods such as, for example, spin-coating, doctor-blading, and 
plasma deposition. 
FIG. 13C illustrates the addition of the hard mask 1S2 
disposed upon the material layer lSO. The hard mask 1S2 can 
be made of material such as those described in reference to 
FIGS. 3A through 3D. Alternatively, no hard mask is neces-
sary when the compliant pillars are photodefined. 
FIG. 13D illustrates the etching of the material layer lSO, The electrical lead lSS can be fabricated of one or more 
layers of metals, metal composites, organic conductors, or 
combinations thereof, appropriate for the electrical I/O inter-
connection system lSO. The metals and metal composites 
include, but are not limited to, gold, gold alloys, copper, and 
copper alloys. The electrical lead lSS can be fabricated by 
monolithically electroplating the selected metal or metal 
composite onto the first substrate. 
15 which forms the compliant socket 172. The material layer lSO 
can also be formed using techniques such as, for example, 
reactive ion etching (RIE), photo-definition, and laser drill-
ing. FIG. 13E illustrates the removal of the mask lS. 
FIG. 13F illustrates disposing a solder material 174 within 
20 the compliant socket. The solder material 17 4 can be disposed 
within the compliant socket 172 using techniques such as, for 
example, plating, screen/stencil printing, and bumping. The 
compliant socket 172 is adapted to receive at least a portion of 
the electrical I/O interconnect 1S9, which can be bound by the 
The electrical lead lSS can have a thickness that ranges 
from about 1 to about 100 micrometers, and preferably from 
about 0.5 to about 10 micrometers. The preferred embodi-
ment of the electrical lead lSS has a thickness of about 2 
micrometers. The electrical lead lSS can have lengths that 
range from about 2 and about 300 micrometers, and prefer-
ably from about 30 to about 150 micrometers. The electrical 
lead lSS can have a width that ranges from about 1 to about 
100 micrometers, and preferably from about 2 to about 40 30 
micrometers. The electrical lead lSS can have a height that 
ranges from about 10 to about 300 micrometers, and prefer-
ably from about 30 to about 150 micrometers. 
25 solder material 174. 
For the purposes of illustration only, and without limita-
tion, embodiments of the present invention will be described 35 
with particular reference to the below-described fabrication 
methods. Note that not every step in the process is described 
with reference to the process described in the figures herein-
after. Therefore, the following fabrication processes are not 
intended to be an exhaustive list that includes every step 40 
required to fabricate the embodiments of the electrical I/O 
interconnect system lSO. 
FIGS. 12A through 12F are cross-sectional views that 
illustrate a representative process for fabricating the electrical 
I/O system lSO illustrated in FIGS. llA and llB. FIG. 12A 45 
illustrates the substrate 1S2 having a die pad 1S6 disposed 
thereon, while FIG. 12B illustrates a material layer 160 dis-
posed upon the substrate 1S2 and the die pad 1S6. The mate-
rial layer 160 can be deposited on the substrate 1S4 by meth-
ods such as, for example, spin-coating, doctor-blading, and 50 
plasma deposition. 
Fabrication steps similar to that described above in refer-
ence to FIGS. 3A through 3E can be used if the material layer 
is photosensitive. 
Hybrid I/O Interconnect System 
FIGS. 14A and 14B illustrate a hybrid I/O interconnect 
system 200, where FIG. 14A illustrates the first substrate 12 
and the second substrate 20 spaced apart 200a. FIG. 14B 
illustrates the first substrate 12 and the second substrate 20 
coupled together forming the component sets 200b. The first 
substrate 12 includes, but is not limited to, a pair of compliant 
pillars 14, a RF I/O interconnect 109, an optical I/O intercon-
nect 49, and a electrical I/O interconnect 1S9. 
The second substrate 20 includes, but is not limited to, 
compliant sockets 22, 124, 62, and 172 corresponding to the 
pair of compliant pillars 14, the RF I/O interconnect 109, the 
optical I/O interconnect 49, and the electrical I/O intercon-
nect 1S9. The first substrate 12, second substrate 20, the 
compliant pillars 14, the RF I/O interconnect 109, the optical 
I/O interconnect 49, and the electrical I/O interconnect 1S9 
are similar to the first substrates, second substrates, the com-
pliant pillar, the RF I/O interconnect, the optical I/O intercon-
nect, the electrical I/O interconnect, and their corresponding 
compliant sockets, as described above in reference to FIGS. 
lA and lB, SA and SB, SA and SB, and llA and llB. 
The component sets of the hybrid I/O interconnect system 
200 can be fabricated in a manner similar to the fabrication 
processes described above in reference to the descriptions of 
the compliant pillar 14, the RF I/O interconnect 109, the 
FIG. 12C illustrates the addition of a hard mask 162 dis-
posed upon the material layer 160. The hard mask 162 can be 
made of materials such as those described in reference to 
FIGS. 3A through 3D. Alternatively, no hard mask is neces-
sary when the compliant pillar waveguide is photodefined. 
55 optical I/O interconnect 49, the electrical I/O interconnect 
1S9 and the corresponding compliant socket 22, 124, 62, and 
172. FIG. 12D illustrates the etching of the material layer 160, 
which forms the compliant pillar 1S4. The material layer 160 
can also be formed using techniques such as, for example, 
reactive ion etching (RIE), photo-definition, and laser drill- 60 
ing. 
FIG.12E illustrates the removal of the hard mask 162. FIG. 
12F illustrates the formation of the electrical lead lSS on a 
portion of the die pad 1S6 and the compliant pillar 1S4. 
Fabrication steps similar to that described above in refer-
ence to FIGS. 3A through 3E can be used ifthe material layer 
is photosensitive. 
Although only five component sets (e.g., the compliant 
pillars 14, the RF I/O interconnect 109, the optical I/O inter-
connect 49, and the electrical I/O interconnect 1S9, and the 
corresponding compliant sockets 22, 124, 62, and 172) are 
illustrated in FIGS. 14A and 14B, the hybrid I/O interconnect 
system can include additional component sets. An exemplar 
embodiment of the hybrid I/O interconnect system can 
65 include about 10 to about 100,000 component sets per cm2 , 
about 1000 to about 90,000 component sets per cm2 , about 
5000 to about 50,000 component sets per cm2 , about 7500 to 
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about 25,000 component sets per cm2 , and preferably about 
10,000 to about 20,000 component sets per cm2 . 
It should be emphasized that the above-described embodi-
ments of the present invention are merely possible examples 
ofimplementations, merely set forth for a clear understanding 
of the principles of the invention. For example, the compliant 
pillars can be fabricated of multiple materials. The compliant 
pillars can also be used without the compliant sockets being 
on the board. In addition, the compliant sockets can be inter-
connected to other non-pillar like structures. Therefore, many 1 o 
variations and modifications may be made to the above-de-
scribed embodiment(s) of the invention without departing 
substantially from the spirit and principles of the invention. 
All such modifications and variations are intended to be 
included herein within the scope of this disclosure and the 15 
present invention and protected by the following claims. 
The invention claimed is: 
1. An input/output (I/O) interconnect system, comprising: 
20 
a first substrate having at least one compliant pillar verti-
cally extending from the first substrate, wherein the 
compliant pillar comprises a first material, wherein at 
least one compliant pillar is used as a vertical waveguide 
that is perpendicular to the first substrate, and wherein at 25 
least one compliant pillar has an electrical lead disposed 
upon a part of the compliant pillar, and wherein at least 
one compliant pillar has an RF lead disposed upon a part 
of the compliant pillar; and 
a second substrate having a compliant socket adapted to 30 
receive at least one of the compliant pillars, wherein the 
compliant socket comprises a second material, 
wherein the first substrate and the second substrate comprise 
20 
11. The I/O interconnect system of claim 10, wherein the 
coupling element is selected from the group consisting of a 
volume grating coupling element and a surface relief grating 
coupling element. 
12. The I/O interconnect system of claim 1, wherein the 
first substrate has from about 10 compliant pillars to about 
100,000 compliant pillars per centimeter squared of the first 
substrate, and wherein the second substrate has from about 10 
compliant sockets to about 100,000 compliant sockets per 
centimeter squared of the second substrate. 
13. The I/O interconnect system of claim 1, wherein the 
compliant socket includes a solder material. 
14. The I/O interconnect system of claim 1, wherein the 
compliant socket includes a high K-dielectric material. 
15.An input/output (I/O) interconnect system, comprising: 
a first substrate having at least one compliant pillar verti-
cally extending from the first substrate, wherein the 
compliant pillar comprises a first material, wherein at 
least one compliant pillar is used as a vertical waveguide 
that is perpendicular to the first substrate, and wherein at 
least one compliant pillar has an electrical lead disposed 
upon a part of the compliant pillar, and wherein at least 
one compliant pillar has an RF lead disposed upon a part 
of the compliant pillar; and 
a second substrate having a compliant socket adapted to 
receive at least one of the compliant pillar, wherein the 
compliant socket comprises a second material, 
wherein the first substrate includes a first horizontal 
waveguide in optical communication with the vertical 
waveguide, wherein the second substrate includes a second 
horizontal waveguide in optical communication with the ver-
tical waveguide, and wherein optical energy passes between 
the first horizontal waveguide and the second horizontal a chip selected from the group consisting of a microprocessor 
chip, a communication chip, and an optoelectronic chip. 35 waveguide via the vertical waveguide. 
2. The I/O interconnect system of claim 1, wherein the first 
material comprises a low modulus material selected from the 
group consisting of polyimides, epoxides, polynorbornenes, 
polyarylene ethers, and parylenes. 
16. The I/O interconnect system of claim 15, wherein the 
first material comprises a low modulus material selected from 
the group consisting of polyimides, epoxides, polynor-
bornenes, polyarylene ethers, and parylenes. 
3. The I/O interconnect system of claim 1, wherein the 40 
second material comprises a low modulus material selected 
from the group consisting of polyimides, epoxides, polynor-
bornenes, polyarylene ethers, and parylenes. 
17. The I/O interconnect system of claim 15, wherein the 
second material comprises a low modulus material selected 
from the group consisting of polyimides, epoxides, polynor-
bornenes, polyarylene ethers, and parylenes. 
4. The I/O interconnect system of claim 1, wherein the 
compliant pillar has a height of about 15 to 300 micrometers. 
5. The I/O interconnect system of claim 1, wherein the 
compliant pillar has a length of about 2 to 55 micrometers and 
a width of about 2 to 55 micrometers. 
6. The I/O interconnect system of claim 5, wherein the 
compliant socket has a height of about 5 to 30 micrometers. 
7. The I/O interconnect system of claim 1, wherein the 
compliant socket has a cross section selected from the group 
consisting of a substantially polygonal cross section, a sub-
stantially circular cross section, and a substantially elliptical 
cross section. 
8. The I/O interconnect system of claim 1, wherein the 
compliant pillar and the compliant socket have different 
indexes of refraction. 
18. The I/O interconnect system of claim 15, wherein the 
45 compliant pillar has a height of about 15 to 300 micrometers. 
19. The I/O interconnect system of claim 15, wherein the 
compliant pillar has a length of about 2 to 55 micrometers and 
a width of about 2 to 55 micrometers. 
20. The I/O interconnect system of claim 19, wherein the 
50 
compliant socket has a height of about 5 to 30 micrometers. 
21. The I/O interconnect system of claim 15, wherein the 
compliant socket has a cross section selected from the group 
consisting of a substantially polygonal cross section, a sub-
55 stantially circular cross section, and a substantially elliptical 
cross section. 
22. The I/O interconnect system of claim 15, wherein the 
compliant pillar and the compliant socket have different 
indexes of refraction. 
9. The I/O interconnect system of claim 1, wherein the 60 
compliant socket includes a material that secures the compli-
ant pillar to the compliant socket. 
23. The I/O interconnect system of claim 15, wherein the 
compliant socket includes a material that secures the compli-
ant pillar to the compliant socket. 
10. The I/O interconnect system of claim 1, further com-
prising an element selected from a diffractive grating coupler 
disposed on the compliant pillar used as a vertical waveguide 
and a mirror disposed on the compliant pillar used as a verti-
cal waveguide. 
24. The I/O interconnect system of claim 15, further com-
prising an element selected from the group consisting of a 
65 diffractive grating coupler disposed on the compliant pillar 
used as a vertical waveguide and a mirror disposed on the 
compliant pillar used as a vertical waveguide. 
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25. The I/O interconnect system of claim 24, wherein the 
coupling element is selected from the group consisting of a 
volume grating coupling element and a surface relief grating 
coupling element. 
26. The I/O interconnect system of claim 15, wherein the 
first substrate has from about 10 compliant pillars to about 
100,000 compliant pillars per centimeter squared of the first 
substrate, and wherein the second substrate has from about 10 
compliant sockets to about 100,000 compliant sockets per 
centimeter squared of the second substrate. 
22 
27. The I/O interconnect system of claim 15, wherein the 
compliant socket includes a solder material. 
28. The I/O interconnect system of claim 15, wherein the 
compliant socket includes a high K-dielectric material. 
29. The I/O interconnect system of claim 15, wherein the 
first substrate and the second substrate comprise a chip 
selected from the group consisting of a microprocessor chip, 
a communication chip, and an optoelectronic chip. 
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